



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/792,042	03/02/2004	Roger May	15114H-072200US	4795
26059	7590	09/01/2005	EXAMINER	
TOWNSEND AND TOWNSEND AND CREW LLP/ 015114			TAN, VIBOL	
TWO EMBARCADERO CENTER			ART UNIT	
8TH FLOOR			PAPER NUMBER	
SAN FRANCISCO, CA 94111-3834			2819	

DATE MAILED: 09/01/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/792,042

Applicant(s)

MAY ET AL.

Examiner

Vibol Tan

Art Unit

2819

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 12 August 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 3-6,9-11,13-17,19 and 21-33 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 3,4,9-11,13,17,19 and 21-33 is/are allowed.
- 6) ☒ Claim(s) 5,6,14 and 15 is/are rejected.
- 7) ☒ Claim(s) 16 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 5 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ng et al. (U. S. PAT. 6,529,041) in view of Devlin et al. (U. S. PAT. 6,710,621).

In claim 5, Ng et al. teaches all claimed features in Figs. 1-4, a programmable logic device, comprising an active logic section (100) and a configuration memory (220-1), wherein the active logic section (100) and the configuration memory (220-1) have separate power supply connections (as shown in Fig. 1); with the exception of showing a programmable input/output section, wherein the programmable input/output section has a further separate power supply connection. However, Devlin et al. teaches in Fig. 2 a programmable input/output section (60), wherein the programmable input/output section has a further separate power supply connection (Vio4).

Therefore; it would have been obvious to one ordinary skill in the art at the time of the invention was made to combine the teachings of Ng et al. with the teachings of Devlin et al. in order to ensure that the programmable power supplies will never deliver too high a voltage to the components on the modules.

Claim 14 corresponds to detailed circuitry already discussed similarly with regard to claim 5.

Art Unit: 2819

3. Claims 6 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ng et al. in view of Cliff et al. (U. S. PAT. 6,232,893).

In claim 6, Ng et al. teaches all claimed features in Figs. 1-4, a programmable logic device, comprising an active logic section (100) and a configuration memory (220-1), wherein the active logic section (100) and the configuration memory (220-1) have separate power supply connections (as shown in Fig. 1); with the exception of showing wherein the configuration memory has power supply connections to power supplies at two different voltages. However, Cliff et al. teaching in col. 6, line 60, the configuration memory (400) has power supply connections to power supplies at two different voltages (many different supply voltages).

Therefore; it would have been obvious to one ordinary skill in the art at the time of the invention was made to combine the teachings of Ng et al. with the teachings of Cliff et al. in order to provide a configuration memory used for the programming of a programmable integrated circuit such as a PLD with the capability of providing any number of suitable supply voltages.

Claim 15 corresponds to detailed circuitry already discussed similarly with regard to claim 6.

4. Claim 16 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

5. Claims 3, 4, 9-11, 13, 17, 19, and 21-33 appear to comprise allowable subject matter(s).

Response to Arguments

In view of further consideration, new ground of rejection(s) is set forth above. Claims 5 and 14 are rejected with the combination of Ng et al. and Devlin et al. where claims 6 and 15 are rejected with the combination of Ng et al. and Cliff et al.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vibol Tan whose telephone number is (571) 272-1811. The examiner can normally be reached on Monday-Friday (7:00 AM-4:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Pascal can be reached on (571) 272-1769. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



VIBOL TAN
PRIMARY EXAMINER